Logic gate

Results: 578



#Item
51CyberWorkBench® High-Level Synthesis and Verification by: SystemC  High-Level Synthesis and Verification

CyberWorkBench® High-Level Synthesis and Verification by: SystemC High-Level Synthesis and Verification

Add to Reading List

Source URL: www.aldec.com

Language: English - Date: 2013-08-07 16:44:00
521  Yosys Application Note 010: Converting Verilog to BLIF Clifford Wolf November 2013

1 Yosys Application Note 010: Converting Verilog to BLIF Clifford Wolf November 2013

Add to Reading List

Source URL: www.clifford.at

Language: English - Date: 2015-02-09 07:25:25
53HES-DVM™ HW/SW Validation Platform  Hybrid Verification Platform HES-DVMTM is a Hybrid Verification and Validation Platform for Hardware and Software developers of SoC and ASIC designs up to 144M ASIC gates. Utilizing

HES-DVM™ HW/SW Validation Platform Hybrid Verification Platform HES-DVMTM is a Hybrid Verification and Validation Platform for Hardware and Software developers of SoC and ASIC designs up to 144M ASIC gates. Utilizing

Add to Reading List

Source URL: www.aldec.com

Language: English - Date: 2015-02-02 17:14:32
54EN164: Design of Computing Systems Lecture 04: Lab Foundations / Programmable logic Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering

EN164: Design of Computing Systems Lecture 04: Lab Foundations / Programmable logic Professor Sherief Reda http://scale.engin.brown.edu Electrical Sciences and Computer Engineering School of Engineering

Add to Reading List

Source URL: scale.engin.brown.edu

Language: English - Date: 2014-03-23 13:26:52
55Logic gates at the surface code threshold: Superconducting qubits poised for fault-tolerant quantum computing R. Barends,1, ∗ J. Kelly,1, ∗ A. Megrant,1 A. Veitia,2 D. Sank,1 E. Jeffrey,1 T. C. White,1 J. Mutus,1 A.

Logic gates at the surface code threshold: Superconducting qubits poised for fault-tolerant quantum computing R. Barends,1, ∗ J. Kelly,1, ∗ A. Megrant,1 A. Veitia,2 D. Sank,1 E. Jeffrey,1 T. C. White,1 J. Mutus,1 A.

Add to Reading List

Source URL: www.ee.ucr.edu

Language: English - Date: 2014-03-13 16:50:49
56Yosys - A Free Verilog Synthesis Suite Clifford Wolf, Johann Glaser† Johannes Kepler University, Austria Institute for Integrated Circuits ,  †

Yosys - A Free Verilog Synthesis Suite Clifford Wolf, Johann Glaser† Johannes Kepler University, Austria Institute for Integrated Circuits , †

Add to Reading List

Source URL: www.clifford.at

Language: English - Date: 2013-10-11 16:34:33
57Yosys Open SYnthesis Suite  Clifford Wolf (http://www.clifford.at/yosys/) Clifford Wolf http://www.clifford.at/yosys/

Yosys Open SYnthesis Suite Clifford Wolf (http://www.clifford.at/yosys/) Clifford Wolf http://www.clifford.at/yosys/

Add to Reading List

Source URL: www.clifford.at

Language: English - Date: 2015-02-09 07:25:30
58Xilinx Training Course Listing  Effective April 1, 2015 II

Xilinx Training Course Listing Effective April 1, 2015 II

Add to Reading List

Source URL: japan.xilinx.com

Language: English - Date: 2015-04-14 15:20:39
59OpenCores HDL modeling guidelines This document describes the OpenCores HDL modelling guidelines with some examples Brought to You By OpenCores

OpenCores HDL modeling guidelines This document describes the OpenCores HDL modelling guidelines with some examples Brought to You By OpenCores

Add to Reading List

Source URL: cdn.opencores.org

Language: English - Date: 2011-06-07 09:12:49
60DO-254_BrochurePP1_Rev2012.02

DO-254_BrochurePP1_Rev2012.02

Add to Reading List

Source URL: www.aldec.com

Language: English - Date: 2014-09-10 19:05:25